WIA-PA, which is the new Chinese industrial wireless communication standard for process automation, has become one of the three mainstream industrial wireless network standards. It can meet the requirements of process automation for reliability, real time, security with more mobility and less cabling and installation costs. This paper proposed the hardware MAC accelerator as a bridge between the processor and the baseband-RF circuit, which fetches and recognizes receiving frame from baseband circuit, sends transmitting frame to baseband circuit. There is a self-designed communication control state machine embedded in the MAC accelerator responsible for turning on and off RF circuits to implement TSCH communication mechanism with more deterministic and reduced processor workload.
INTRODUCTION
WIA-PA developed by the Chinese Industrial Wireless Alliance is a kind of system architecture and communication protocol of wireless networks for industrial process automation. This protocol has been widely used in the field of industrial control, monitoringand measurement. The MAC layer of WIA-PA communication protocol model is compatible with IEEE802.15.4e standard and the extension is used to meet the requirement of deterministic in industrial communication. The MAC layer completes the channel access with collision free and plays an important role in industrial wireless network.
In process automation, process data must be transmitted to the destination within the correct time. For this reason, the TSCH (Time Slot and Channel Hop) channel access mechanism is adopted instead of CSMA/CA. In TSCH mode, a pair of devices are allowed to communicate with each other in a specified time slot on the appointed channel. When the time slot is arrival, the receiver monitors the channel and the sender starts to transmit packet. After the packet are completely send, the sender begins to monitor the channel and the receiver sends the ACK packet. To enhance reliability, channel hopping is combined with time slot. Channel hopping provides frequency diversity, which can avoid interferers and reduce multi-path effects. In order to achieve the TSCH mechanism, all devices in the network must be synchronized to a common reference time before they transfer process data, and provide precise timestamp for received packets and spend determinate time from start-up of transmission to the packet is actually sent to the medium. So most functions about data services of MAC layer for WIA-PA network are relating to real-time and deterministic, and must be implemented by the MAC hardware accelerator.
Many research efforts are devoted in slot schedule approach, modeling and implement of MAC in wireless network. The goal of slot schedule is to decrease the latency, increase energy efficiency and avoid conflict. In [1] , a centralized scheduling algorithm is proposed to provide low latency guarantee for timecrucial applications. It reserves communication resources for each of end-to-end communication links based on traffic demand. An improved RD-TDMA algorithm is proposed for hybrid MAC protocol in [2] . This algorithm can reduce the number of allocated slots to handle the collision. The novel sleep scheduling approach is uses for improving energy efficient in wireless ad-hoc network [3] . The energy is saved in each node by make the node to sleep during the free time. Analytical models which provide a clear understanding of the pros and cons of the MAC schemes, as well as effective way to investigate their performance and optimize their parameters, have become an important research direction. Generic model of MAC, such as [4] , focuses on energy consumption, latency, and reliability and can be used to compare and evaluate new shemes. Many studies consider and add the interference factors in the real environment into analytical model, such as the lognormal shadowing, interference, hidden terminal and modulation type [5] , the instantaneous state of local gateway [6] and heterogeneous traffic and hidden terminals [7] . Hardware implement of a MAC controller based on IEEE 802.15.4 standard Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from Permissions@acm.org. is proposed in [8] . The MAC controller carries out CSMA/CA algorithm, hardware security mechanism, superframe structure, and retransmission mechanism. The MAC controller is only validated by FPGA.
This article presents the realization of a WIA-PA industrial wireless network MAC accelerator containing TSCH communication mechanism, efficient frame processing, frame filtering mechanism, auto ACK mechanism etc. The MAC accelerator is a part of an SOC oriented to the industrial process automation based on wireless network, and has been fabricated in standard 0.18μm 1P6M CMOS process. The remainder of the paper is organized as follows: Section 2 describes the architecture of the MAC accelerator. Section 3 briefly mentions the submodule design and implementation details. In Section 4, an experimentation based on the MAC accelerator is specified and the performance is analyzed. The final Section is the conclusion.
OVERVIEWS OF MAC ACCELERATOR
A simplified block diagram of the MAC accelerator is shown in Figure 1 . The MAC accelerator is integrated into the whole SOC through AMBA AHB bus and plays as a bridge between the processor and RF-baseband circuit, then fetches and recognizes receiving frames from baseband circuit, sends transmitting frames to baseband circuit, and makes sure the transmissions occur in orderly fashion. There are several clock domains in MAC accelerator, such as the TSCH communication controller, register file, DMA interface, bus interface, RF control and baseband reset are working in system clock domain which is 32Mhz in maximum; the frame transmitting module is working in TX clock domain which is 16Mhz; the receiving module is working in RX clock domain which is 32Mhz. The Tx FIFO and Rx FIFO are implemented by asynchronous FIFO to prevent meta-stability when data across the clock domain. TCSH communication controller is the core of the MAC accelerator. It gets a frame transmission instruction from the processor and control the time and sequence of turn-on and turn off of the RF circuit, frame transmitting module and frame receiving module. The instruction can be executed immediately or triggered at a time.
The frame transmitting module is in charge of frame sending. It sends packets to baseband circuit at the right time, identifies the frame type information and generates FCS bytes automatically. If the current frame to be transmitted needs an ACK, the frame transmitting module would deliver a request to TCSH communication controller.
The frame receiving module is responsible for data frame reception. It can recognize characteristic data such as the type and address of the received frames and store the data into the Rx FIFO. In addition, the frame receiving module also has a frame filtering function that performs content matching operations on different data domains including frame control, PANID, Sequence Number, destination address and CRC. 
DESIGN OF MAC ACCELERATOR

TSCH Communication Controller
The TSCH communication controller who implements TSCH communication mechanism is the core component of the MAC accelerator. TSCH uses time slots where communications between devices occur. Typically, two devices are assigned to a given slot. One is designed as the source and the other is the destination. A communication transaction within a slot is composed of the transmission of a data frame from a source followed immediately by the transmission of an ACK frame by the addressed destination. All transactions occur in slots followed specific timing requirements as shown in Figure 2 . The top of the timing diagram shows the operation of the source device and the bottom shows the destination. All the timing symbols are defined in Table 1 . The source device must begin its transmission such as the start delimiter of frame occurs exactly tx_offsettime after its slot starts. During the time of tx_offsettime, the source device prepares the frame being conveyed in tx_starttime, and then if CCA is required, turns the RF on in receiving mode in rf_rx_preparetime and performs CCA in cca_time, if the channel is clear to use, the RF is switched from receiving to transmitting in rf_tx_preparetime and the frame is transmitted.
The destination device, from the start of its slot, must enter into receive mode by the time of rx_offsettime, in which it prepares for getting frame in rx_starttime and turns its RF on in receiving mode in rf_rx_preparetime. Then the destination listens for the start delimiter of frame for a duration of rx_waittime, and if the start delimiter is detected, it starts receives the frame.
After the destination finishes receiving frame, it would start acknowledgement which consists of switching from receiving mode to transmitting mode in rx_tx_delaytime and turning on its RF to transmit in rf_tx_preparetime, then beginning to send ACK frame. Meanwhile the source device is preparing ACK frame in tx_rx_delay and turning on its RF circuit into receiving mode, then listening for communication.
Typically, the scheme widely used to implement the TSCH mechanism mentioned above are adopting processor together with a timer and a MAC complied with IEEE 802.15.4 to carry out all transactions occur in slots following specific timing requirements. The problem of the typical scheme is that the processor must turn on the timer and response interrupts frequently, which increases the complexity of program code (a dozen interrupt callback functions) and the burden on the processor. To solve the problem, the TSCH communication controller is designed to handle interfaces signals with timer and MAC frame transmission, then the processor workload is reduced while meeting the timing requirement. Figure 3 
Frame Receiving Module
This module gets demodulated data from baseband circuit, and then do the CRC checking, parsing the frame type and address recognition before storing the frame into the Rx FIFO. The block diagram of the frame receiving module is shown in Figure 4 . The data receive module receives the data generated by the baseband demodulation and stores them into Rx FIFO from frame control field to CRC. The frame parse module parses received frame on the fly according to the frame structure specified in the IEEE 802.15. The main component is the frame parse module which can abstract and parse frame information to the processor at the time of the frame is passing through so as to heighten efficiency of frame treatment. A FSM is adopted to control the process of parsing data frame as Figure 5 shown.
According to the receiving process of frames, transitions occur between states. Initially, the FSM is in IDLE state to wait for receive start. When the frame receive is active, the FSM jumps to GET_FC state. In GET_FC state, the 2bytes frame control field which contains information defining the frame type, addressing fields, and other control flags is gotten and analyzed. After the frame control field is completely received, the FSM enters to GET_SN state on which sequence number is received, then if the address field is present, the state machine transition to GET_ADD state, otherwise, to HALT state to wait for frame receive finishing. In the GET_ADD state, address field is received and address recognition is performed. All status information and error indication signals are generated during the frame parsing. When the frame receive completes, the state machine goes back to IDLE state. 
IDLE
Frame Transmitting Module
The architecture of frame transmitting module is shown in Figure  6 . The data transmit module reads data from Tx FIFO and passes them to baseband byte by byte. 
RF Control
RF control module generate RF interface signals which are used to turn on RF circuit to proper function mode. The architecture of RF control module is shown in Figure 7 . RF state machine is an FSM contains 9 states. When the RF circuit is going to receive or transmit frame, the RF control module will sequentially enable each functional module of RF circuit and start the corresponding timers to make sure each control signal keeps valid for a period time required. The timer group includes 4 timers for respectively timing the filter, the VCO, the PA, and the transmit module in RF circuit. In addition, the RF control module generates an RSSI sampling enable signal which is valid after the RF enters the receiving mode. In the test mode, the RF circuit control signals and the RSSI sampling enable signal are generated by the software, and the RF state machine is bypassed by a 2-to-1 mux and stands in the idle state. 
RF state machine
VALIDATION AND ANALTSIS
The MAC accelerator is finally integrated into an SOC which contains a cortext-M3 processor core, 32kbytes SRAM, 128Kbytes PROM, 2.4Ghz RF transceiver, AES accelerator, DMA controller, RT timer, watchdog and several communicating interfaces, such as SPI, UART. The whole SOC is fabricated in standard 0.18μm 1P6M CMOS process. Chip layout is shown in Figure 8 (a). Chip area including pads is 4.5mm ×4.5mm. In order to validate our design, a network device is prototyped based on the SOC using a PCB development board shown in Figure 8 Based on the network device prototype, a simple MESH wireless network is constructed as Figure 9 (a) shown. There are 3 nodes running a self-designed TSCH protocol stack to achieve a 2 hops communication in the network. The message is propagated along a path by hopping from node to node until it reaches its destination. The channel and slot assignment is described in Figure 9 (b). We use a logic analyzer to monitor status output signals and an oscilloscope to sample and count the time synchronous drifts.
Through the protocol stack test, we can see that all nodes can be joined in the network and communicate with each other synchronously with a less than 0.1% PER (packet error rate). Each node can synchronize to a common reference time after joined in and constantly keep active. The slot time is configured to 10ms and the time drift is less than 150us which greatly meets the requirements of wireless industrial applications. With the support of our MAC accelerator, the number of the interrupt callback functions used for communication and synchronization in the protocol stack is reduced from 12 to 3, which greatly simplifies the development of the protocol stack.
ROOT MOTE2 MOTE1 Channel and slot assignment.
CONCLUSION AND FUTURE WORK
A TSCH based hardware MAC accelerator for WIA-PA industrial wireless network is proposed in this paper. The MAC accelerator mainly contains modules as TSCH communication controller, frame transmitting, frame receiving, DMA handshake, bus interface, RF control and baseband reset. The TSCH communication controller implemented by a self-designed communication control state machine constructs communication sequence and greatly increases deterministic and reduces processor workload. The MAC accelerator is finally integrated into a Cortex-m3 based SOC and fabricated in standard 0.18μm 1P6M CMOS process. The future work is to transplant the WIA-PA protocol stack to the SOC to realize the slave node of WIA-PA network.
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